Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

cortex_a55_smp/gnu: added barrier instruction before setting tx_thread_smp_lock_ready_bit #271

Closed
wants to merge 1 commit into from

Conversation

phoenix037
Copy link

Added barrier instruction before setting tx_thread_smp_lock_ready_bit in _tx_thread_context_restore() and _tx_thread_system_return() to ensure accesses to shared resources have completed. This ensures that _tx_thread_schedule() reads correct thread data when it sees tx_thread_smp_lock_ready_bit set. This update should be relevant for other Cortex-A SMP ports as well. However, the update has been tested only on the Cortex-A55 platform.

…d_smp_lock_ready_bit in _tx_thread_context_restore() and _tx_thread_system_return() to ensure accesses to shared resources have completed. This ensures that _tx_thread_schedule() reads correct thread data when it sees tx_thread_smp_lock_ready_bit set
@phoenix037
Copy link
Author

@microsoft-github-policy-service agree [company="{Cypherbridge Systems}"]

@phoenix037
Copy link
Author

@microsoft-github-policy-service agree

@phoenix037
Copy link
Author

@TiejunMS I note that you have reviewed past pull requests in this repository. Since the status of this PR shows Review Required, could you please tell me what the next step is to request a review? Thank you!

@TiejunMS
Copy link
Contributor

Thanks @phoenix037 ! I just replied in email.

@TiejunMS
Copy link
Contributor

Fixed in #280

@TiejunMS TiejunMS closed this Jun 26, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants