It is necessary to get transistor and logic circuits of all PSXCPU component base (terminals, custom blocks, standard cells).

This study also includes making some kind of standard cell database and assigning their ports, for the upcoming connection to the netlist.