SystemVerilog_examples This repository contains Systemverilog codes for the purpose of learning modeling and design verification. To build and execute any example: Go to the example directory. eg: basic Type "make run"