Skip to content
View kumarrishav14's full-sized avatar
πŸ‘‹
πŸ‘‹

Block or report kumarrishav14

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
kumarrishav14/README.md

Hi there, I'm Rishav Kumar πŸ‘‹

Website Twitter Follow GitHub followers

I'm an ASIC Engineer!!

  • 🏒 I’m currently working on building next-gen PCIE IPs at NVIDIA
  • πŸ₯… 2024 Goals: Contribute more to Open Source RTL projects
  • ⚑ Fun fact: I love to learn new stuff and capture beautiful scapes
  • 🌌 Love to learn and share space-related stuff

Connect with me:

kumarrishav14.github.io kumarrishav14 | Twitter kumarrishav14 | LinkedIn kumarrishav14 | Instagram


Languages and Tools:

Verilog

System Verilog

UVM

Visual Studio Code

Linux

Git

GitHub

Terminal

UVM

UVM




Kumarrishav14's GitHub stats


Top Langs


Pinned Loading

  1. Koggle-stone-adder Koggle-stone-adder Public

    design and tb for 32-bit kogge stone adder

    Verilog